mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-27 17:29:13 +00:00
Code Activity

Revert "Try using an ICE40_CARRY_LUT primitive to avoid ABC issues"

Browse source 
This reverts commit a7632ab332.
This commit is contained in:
Eddie Hung 2019-04-17 11:10:20 -07:00
parent a7632ab332
commit c1ebe51a75
7 changed files with 36 additions and 103 deletions
Download patch file Download diff file Expand all files Collapse all files

12
techlibs/ice40/cells.box
View file

@ -2,8 +2,12 @@
# NB: Inputs/Outputs must be ordered alphabetically
# Inputs: CI I1 I2
# Outputs: CO O
ICE40_CARRY_LUT 1 1 3 2
# Inputs: CI I0 I1
# Outputs: CO
SB_CARRY 1 1 3 1
126 259 231
316 400 379
# Inputs: I0 I1 I2 I3
# Outputs: O
SB_LUT4 2 1 4 1
316 379 400 449