mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00
Code Activity

verilog: impose limit on maximum expression width

Browse source 
Designs with unreasonably wide expressions would previously get stuck
allocating memory forever.
This commit is contained in:
Zachary Snow 2021-03-04 15:08:16 -05:00
parent 7d2097b005
commit c18ddbcd82
3 changed files with 39 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

17
tests/verilog/absurd_width.ys Normal file
View file

@ -0,0 +1,17 @@
logger -expect error "Expression width 1073741824 exceeds implementation limit of 16777216!" 1
read_verilog <<EOF
module top(
input inp,
output out
);
assign out =
{1024 {
{1024 {
{1024 {
inp
}}
}}
}}
;
endmodule
EOF

16
tests/verilog/absurd_width_const.ys Normal file
View file

@ -0,0 +1,16 @@
logger -expect error "Expression width 1073741824 exceeds implementation limit of 16777216!" 1
read_verilog <<EOF
module top(
output out
);
assign out =
{1024 {
{1024 {
{1024 {
1'b1
}}
}}
}}
;
endmodule
EOF