mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-19 04:13:39 +00:00
Code Activity

Merge pull request #5167 from YosysHQ/emil/fix-splitnets-single-bit-vector

Browse source 
splitnets: handle single-bit vectors consistently
This commit is contained in:
Emil J 2025-06-11 22:47:48 +02:00 • committed by GitHub
commit c0f52c6ead
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
2 changed files with 37 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

6
passes/cmds/splitnets.cc
View file

@ -207,8 +207,12 @@ struct SplitnetsPass : public Pass {
else else
{ {
for (auto wire : module->wires()) { for (auto wire : module->wires()) {
if (wire->width > 1 && (wire->port_id == 0 || flag_ports) && design->selected(module, wire)) if (((wire->width > 1) || (wire->has_attribute(ID::single_bit_vector)))
&& (wire->port_id == 0 || flag_ports)
&& design->selected(module, wire)) {
wire->attributes.erase(ID::single_bit_vector);
worker.splitmap[wire] = std::vector<RTLIL::SigBit>(); worker.splitmap[wire] = std::vector<RTLIL::SigBit>();
}
} }
for (auto &it : worker.splitmap) for (auto &it : worker.splitmap)

32
tests/various/splitnets.ys Normal file
View file

@ -0,0 +1,32 @@
read_verilog <<EOT
module test_module (
a,
b,
x,
y
);
input [0:0] a;
output [0:0] b;
input [1:0] x;
output [1:0] y;
assign b = a;
assign y = x;
endmodule
EOT
proc
splitnets -ports -format __:
select -assert-count 0 w:a;
select -assert-count 1 w:a_0_;
select -assert-count 0 w:a_1_;
select -assert-count 0 w:b;
select -assert-count 1 w:b_0_;
select -assert-count 0 w:b_1_;
select -assert-count 0 w:x;
select -assert-count 1 w:x_0_;
select -assert-count 1 w:x_1_;
select -assert-count 0 w:y;
select -assert-count 1 w:y_0_;
select -assert-count 1 w:y_1_;