mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00
Code Activity

functional backend: require shift width == clog2(operand width)

Browse source
This commit is contained in:
Emily Schmidt 2024-07-17 13:26:53 +01:00
parent 7f8f21b980
commit c0c90c2c31
3 changed files with 34 additions and 29 deletions
Download patch file Download diff file Expand all files Collapse all files

5
tests/functional/rtlil_cells.py
View file

@ -206,7 +206,10 @@ shift_widths = [
(32, 32, 64, True, True),
(32, 32, 64, False, True),
# at least one test where the result is going to be truncated
(32, 6, 16, False, False)
(32, 6, 16, False, False),
# since 1-bit shifts are special cased
(1, 4, 1, False, False),
(1, 4, 1, True, False),
]
rtlil_cells = [