mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-03-23 12:59:15 +00:00
Code Activity

Do not write to console for makefile-tests

Browse source
This commit is contained in:
Miodrag Milanovic 2026-03-10 11:02:20 +01:00
parent 6526e88d14
commit c08a2aa3ff
3 changed files with 18 additions and 17 deletions
Download patch file Download diff file Expand all files Collapse all files

4
tests/sim/run-test.sh
View file

@ -6,7 +6,7 @@ find tb/* -name tb*.v | while read name; do
test_name=$(basename $name .v)
echo "Test $test_name"
verilog_name=${test_name:3}.v
iverilog -o tb/$test_name.out $name $verilog_name
./tb/$test_name.out -fst
iverilog -o tb/$test_name.out $name $verilog_name >/dev/null 2>&1
./tb/$test_name.out -fst >/dev/null 2>&1
done
generate_mk --yosys-scripts --bash --yosys-args "-w 'Yosys has only limited support for tri-state logic at the moment.'"