mirror of
https://github.com/YosysHQ/yosys
synced 2026-05-23 10:29:44 +00:00
Make out of tree build testing possible
This commit is contained in:
parent
5c6de04467
commit
c0779f488a
37 changed files with 131 additions and 119 deletions
|
|
@ -4,7 +4,7 @@
|
|||
set -e
|
||||
|
||||
echo -n " TOP first - "
|
||||
../../yosys -s - <<- EOY | grep "Automatically selected TOP as design top module"
|
||||
${YOSYS} -s - <<- EOY | grep "Automatically selected TOP as design top module"
|
||||
read_verilog << EOV
|
||||
module TOP(a, y);
|
||||
input a;
|
||||
|
|
@ -23,7 +23,7 @@ echo -n " TOP first - "
|
|||
EOY
|
||||
|
||||
echo -n " TOP last - "
|
||||
../../yosys -s - <<- EOY | grep "Automatically selected TOP as design top module"
|
||||
${YOSYS} -s - <<- EOY | grep "Automatically selected TOP as design top module"
|
||||
read_verilog << EOV
|
||||
module aoi12(a, y);
|
||||
input a;
|
||||
|
|
@ -42,7 +42,7 @@ echo -n " TOP last - "
|
|||
EOY
|
||||
|
||||
echo -n " no explicit top - "
|
||||
../../yosys -s - <<- EOY | grep "Automatically selected noTop as design top module."
|
||||
${YOSYS} -s - <<- EOY | grep "Automatically selected noTop as design top module."
|
||||
read_verilog << EOV
|
||||
module aoi12(a, y);
|
||||
input a;
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue