mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-04-23 12:23:32 +00:00
Code Activity

signorm: disable passes that use rewrite_sigspecs

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-03-17 17:35:57 +01:00
parent 961c9a90d6
commit c01d88c303
6 changed files with 14 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
passes/techmap/abc9_ops.cc
View file

@ -1834,6 +1834,7 @@ struct Abc9OpsPass : public Pass {
extra_args(args, argidx, design);
// TODO Disabled signorm because swap_names breaks fanout logic
// TODO disable signorm due to rewrite_sigspecs assert
design->sigNormalize(false);
if (!valid)

2
passes/techmap/constmap.cc
View file

@ -71,6 +71,8 @@ struct ConstmapPass : public Pass {
}
extra_args(args, argidx, design);
// TODO disable signorm due to rewrite_sigspecs assert
design->sigNormalize(false);
if (design->has(celltype)) {
Module *existing = design->module(celltype);

3
passes/techmap/hilomap.cc
View file

@ -105,6 +105,9 @@ struct HilomapPass : public Pass {
}
extra_args(args, argidx, design);
// TODO disable signorm due to rewrite_sigspecs assert
design->sigNormalize(false);
for (auto mod : design->selected_modules())
{
module = mod;