mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-25 23:19:35 +00:00
Code Activity

filterlib, read_liberty: add loopy retention cell formal equivalence test

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-11-21 00:44:24 +01:00
parent b3112bf025
commit bfc957ee2d
8 changed files with 152 additions and 12 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/liberty/semicolextra.lib.verilogsim.ok
View file

@ -4,11 +4,9 @@ module DFF (D, CK, Q);
input CK;
output Q;
always @(posedge CK) begin
// D
IQ <= D;
end
always @(posedge CK) begin
// ~(D)
IQN <= ~(D);
end
endmodule