3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-12 03:45:42 +00:00

filterlib, read_liberty: add loopy retention cell formal equivalence test

This commit is contained in:
Emil J. Tywoniak 2025-11-21 00:44:24 +01:00
parent b3112bf025
commit bfc957ee2d
8 changed files with 152 additions and 12 deletions

View file

@ -0,0 +1,9 @@
read_liberty retention.lib
rename retention_cell retention_cell_lib
read_verilog retention.lib.verilogsim
proc
rename retention_cell retention_cell_vlog
async2sync
equiv_make retention_cell_lib retention_cell_vlog equiv
equiv_induct equiv
equiv_status -assert equiv