3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-03-10 07:10:31 +00:00

Added Wrappers for:

-IdString
-Const
-CaseRule
-SwitchRule
-SyncRule
-Process
-SigChunk
-SigBit
-SigSpec
With all their member functions as well as the remaining member
functions for Cell, Wire, Module and Design and static functions of
rtlil.h
This commit is contained in:
Benedikt Tutzer 2018-08-13 15:18:46 +02:00
parent 416946a16a
commit bf7b73acfc
4 changed files with 2940 additions and 159 deletions

File diff suppressed because it is too large Load diff