mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-19 05:35:47 +00:00
Code Activity

No operator optimization, but it passes all tests

Browse source
This commit is contained in:
Akash Levy 2026-04-22 03:12:26 -07:00
parent 0ee2277d4f
commit bf40364bd0
5 changed files with 25 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/gen-tests-makefile.sh
View file

@ -92,7 +92,7 @@ generate_tests() {
if [[ $do_sv = true ]]; then
for x in *.sv; do
if [ ! -f "${x%.sv}.ys" ]; then
generate_ys_test "$x" "-p \"prep -top top; async2sync; select top; sat -enable_undef -verify -prove-asserts\" $yosys_args"
generate_ys_test "$x" "-p \"prep -top top; async2sync; sat -enable_undef -verify -prove-asserts\" $yosys_args"
fi;
done
fi;

2
tests/verific/README.md
View file

@ -2,8 +2,6 @@
## Disabled
<!-- - `import_warning_operator`: no VHDL -->
<!-- - `mixed_flist`: no VHDL -->
- `memory_semantics`: relies on initial values being retained, which we do not want
- `rom_case`: we need different behavior for multi-port memories
- `blackbox*`: we need different behavior for parametrized blackboxes