mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-31 03:32:29 +00:00 
			
		
		
		
	Merge pull request #4021 from povik/booth-wallace
Change `booth` architecture for improved delay, similar signed/unsigned results
This commit is contained in:
		
						commit
						beaae79e73
					
				
					 3 changed files with 209 additions and 289 deletions
				
			
		|  | @ -921,6 +921,9 @@ public: | |||
| 	RTLIL::SigSpec extract(int offset, int length = 1) const; | ||||
| 	RTLIL::SigSpec extract_end(int offset) const { return extract(offset, width_ - offset); } | ||||
| 
 | ||||
| 	RTLIL::SigBit lsb() const { log_assert(width_); return (*this)[0]; }; | ||||
| 	RTLIL::SigBit msb() const { log_assert(width_); return (*this)[width_ - 1]; }; | ||||
| 
 | ||||
| 	void append(const RTLIL::SigSpec &signal); | ||||
| 	inline void append(Wire *wire) { append(RTLIL::SigSpec(wire)); } | ||||
| 	inline void append(const RTLIL::SigChunk &chunk) { append(RTLIL::SigSpec(chunk)); } | ||||
|  |  | |||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue