mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-05 17:47:44 +00:00
Code Activity

fixup! refactor

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-08-15 11:13:45 +02:00
parent 436d698525
commit be956f3416
1 changed files with 0 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

1
kernel/rtlil.cc
View file

@ -4133,7 +4133,6 @@ void RTLIL::Module::bufNormalize()
if (GetSize(sig) == 0) continue;
if (sig.is_wire()) {
log_error("unreachable");
Detail::drive(sig.as_wire(), {cell, portname});
continue;
}