mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 04:28:18 +00:00
Code Activity

More cleanup

Browse source
This commit is contained in:
Eddie Hung 2019-07-12 19:21:03 -07:00
parent 7d583f9e57
commit be0cb7f4b8
1 changed files with 2 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
passes/techmap/abc9.cc
View file

@ -30,8 +30,7 @@
"&st; &if -g -K 6; &synch2; &if {W} -v; &save; &load; "\ "&st; &if -g -K 6; &synch2; &if {W} -v; &save; &load; "\
"&mfs; &ps -l" "&mfs; &ps -l"
#else #else
#define ABC_COMMAND_LUT "&st; &scorr; &sweep; &dc2; &st; &dch -f; &ps; &if {W} {D} -v; &mfs -b; &ps -l" #define ABC_COMMAND_LUT "&st; &scorr; &sweep; &dc2; &st; &dch -f; &ps; &if {W} {D} -v; &mfs; &ps -l"
//#define ABC_COMMAND_LUT "&st; &scorr; &sweep; &dc2; &st; &put -v; dch -f; if {W} {D} -vo; mfs2; &get -vm; &ps -l"
#endif #endif
@ -756,16 +755,11 @@ void abc9_module(RTLIL::Design *design, RTLIL::Module *current_module, std::stri
RTLIL::SigBit a_bit = not_cell->getPort("\\A"); RTLIL::SigBit a_bit = not_cell->getPort("\\A");
RTLIL::SigBit y_bit = not_cell->getPort("\\Y"); RTLIL::SigBit y_bit = not_cell->getPort("\\Y");
RTLIL::Const driver_mask; RTLIL::Const driver_mask;
RTLIL::Wire *orig_a_bit_wire = a_bit.wire;
decltype(bit2sinks)::const_iterator jt;
a_bit.wire = module->wires_.at(remap_name(a_bit.wire->name)); a_bit.wire = module->wires_.at(remap_name(a_bit.wire->name));
y_bit.wire = module->wires_.at(remap_name(y_bit.wire->name)); y_bit.wire = module->wires_.at(remap_name(y_bit.wire->name));
if (orig_a_bit_wire->port_output) auto jt = bit2sinks.find(a_bit);
goto duplicate_lut;
jt = bit2sinks.find(a_bit);
if (jt == bit2sinks.end()) if (jt == bit2sinks.end())
goto duplicate_lut; goto duplicate_lut;