mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Added $anyseq cell type

Browse source
This commit is contained in:
Clifford Wolf 2016-10-14 15:24:03 +02:00
parent 2733994aeb
commit bdc316db50
11 changed files with 40 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

3
examples/smtbmc/demo7.v
View file

@ -1,6 +1,7 @@
// Demo for memory initialization
module demo7 (input [2:0] addr);
module demo7;
wire [2:0] addr = $anyseq;
reg [15:0] memory [0:7];
initial begin