mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 04:28:18 +00:00
Code Activity

Cope with presence of reset muxes too

Browse source
This commit is contained in:
Eddie Hung 2019-09-11 13:36:37 -07:00
parent 4937917cd8
commit bdb5e0f29c
2 changed files with 64 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

29
passes/pmgen/peepopt_dffmux.pmg
View file

@ -1,16 +1,34 @@
pattern dffmux pattern dffmux
state <IdString> cemuxAB state <IdString> cemuxAB rstmuxBA
state <SigSpec> sigD
match dff match dff
select dff->type == $dff select dff->type == $dff
select GetSize(port(dff, \D)) > 1 select GetSize(port(dff, \D)) > 1
endmatch endmatch
match rstmux
select rstmux->type == $mux
select GetSize(port(rstmux, \Y)) > 1
index <SigSpec> port(rstmux, \Y) === port(dff, \D)
choice <IdString> BA {\B, \A}
select port(rstmux, BA).is_fully_const()
set rstmuxBA BA
optional
endmatch
code sigD
if (rstmux)
sigD = port(rstmux, rstmuxBA == \B ? \A : \B);
else
sigD = port(dff, \D);
endcode
match cemux match cemux
select cemux->type == $mux select cemux->type == $mux
select GetSize(port(cemux, \Y)) > 1 select GetSize(port(cemux, \Y)) > 1
index <SigSpec> port(cemux, \Y) === port(dff, \D) index <SigSpec> port(cemux, \Y) === sigD
choice <IdString> AB {\A, \B} choice <IdString> AB {\A, \B}
index <SigSpec> port(cemux, AB) === port(dff, \Q) index <SigSpec> port(cemux, AB) === port(dff, \Q)
set cemuxAB AB set cemuxAB AB
@ -19,6 +37,9 @@ endmatch
code code
SigSpec &D = cemux->connections_.at(cemuxAB == \A ? \B : \A); SigSpec &D = cemux->connections_.at(cemuxAB == \A ? \B : \A);
SigSpec &Q = dff->connections_.at(\Q); SigSpec &Q = dff->connections_.at(\Q);
Const rst;
if (rstmux)
rst = port(rstmux, rstmuxBA).as_const();
int width = GetSize(D); int width = GetSize(D);
if (D[width-1] == D[width-2]) { if (D[width-1] == D[width-2]) {
@ -30,12 +51,12 @@ code
for (i = width-1; i >= 2; i--) { for (i = width-1; i >= 2; i--) {
if (!is_signed) { if (!is_signed) {
module->connect(Q[i], sign); module->connect(Q[i], sign);
if (D[i-1] != sign) if (D[i-1] != sign || (rst.size() && rst[i-1] != rst[width-1]))
break; break;
} }
else { else {
module->connect(Q[i], Q[i-1]); module->connect(Q[i], Q[i-1]);
if (D[i-2] != sign) if (D[i-2] != sign || (rst.size() && rst[i-1] != rst[width-1]))
break; break;
} }
} }

39
tests/various/peepopt.ys
View file

@ -110,3 +110,42 @@ design -load postopt
select -assert-count 1 t:$dff r:WIDTH=5 %i select -assert-count 1 t:$dff r:WIDTH=5 %i
select -assert-count 1 t:$mux r:WIDTH=5 %i select -assert-count 1 t:$mux r:WIDTH=5 %i
select -assert-count 0 t:$dff t:$mux %% t:* %D select -assert-count 0 t:$dff t:$mux %% t:* %D
####################
design -reset
read_verilog <<EOT
module peepopt_dffmuxext_unsigned_rst(input clk, ce, rst, input [1:0] i, output reg [3:0] o);
always @(posedge clk) if (rst) o <= 0; else if (ce) o <= i;
endmodule
EOT
proc
equiv_opt -assert peepopt
design -load postopt
wreduce
select -assert-count 1 t:$dff r:WIDTH=2 %i
select -assert-count 2 t:$mux
select -assert-count 2 t:$mux r:WIDTH=2 %i
select -assert-count 0 t:$dff t:$mux %% t:* %D
####################
design -reset
read_verilog <<EOT
module peepopt_dffmuxext_signed_rst(input clk, ce, rstn, input signed [1:0] i, output reg signed [3:0] o);
always @(posedge clk) begin
if (ce) o <= i;
if (!rstn) o <= 4'b1111;
end
endmodule
EOT
proc
equiv_opt -assert peepopt
design -load postopt
wreduce
select -assert-count 1 t:$dff r:WIDTH=2 %i
select -assert-count 2 t:$mux
select -assert-count 2 t:$mux r:WIDTH=2 %i
select -assert-count 0 t:$logic_not t:$dff t:$mux %% t:* %D