mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-11 03:33:36 +00:00
Code Activity

CREG to check for \keep

Browse source
This commit is contained in:
Eddie Hung 2019-09-26 10:32:01 -07:00
parent c0bb1d22e8
commit bd8661e024
1 changed files with 3 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
passes/pmgen/xilinx_dsp_CREG.pmg
View file

@ -87,6 +87,9 @@ code
reject;
if (c.wire->get_bool_attribute(\keep))
reject;
Const init = c.wire->attributes.at(\init, State::Sx);
if (!init.is_fully_undef() && !init.is_fully_zero())
reject;
}
endcode