mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-10 21:20:53 +00:00
Docs: Fix word_logic.rst
It somehow got lost in the rebase.
This commit is contained in:
parent
c93fd54e43
commit
bc77575c22
3 changed files with 47 additions and 45 deletions
|
@ -23,6 +23,7 @@ Simulation models for the RTL cells can be found in the file
|
|||
/cell/word_mem
|
||||
/cell/word_fsm
|
||||
/cell/word_arith
|
||||
/cell/word_logic
|
||||
/cell/word_spec
|
||||
/cell/word_formal
|
||||
/cell/word_debug
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue