mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-19 04:13:39 +00:00
Added a:*=* syntax to select framework
This commit is contained in:
parent
e9fffd68e3
commit
bc630ba0fa
1 changed files with 47 additions and 0 deletions
|
@ -33,6 +33,31 @@ static bool match_ids(RTLIL::IdString id, std::string pattern)
|
||||||
return false;
|
return false;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
static bool match_attr_val(const RTLIL::Const &value, std::string pattern)
|
||||||
|
{
|
||||||
|
if (!fnmatch(pattern.c_str(), value.str.c_str(), FNM_NOESCAPE))
|
||||||
|
return true;
|
||||||
|
return false;
|
||||||
|
}
|
||||||
|
|
||||||
|
static bool match_attr(const std::map<RTLIL::IdString, RTLIL::Const> &attributes, std::string name_pat, std::string value_pat, bool use_value_pat)
|
||||||
|
{
|
||||||
|
if (name_pat.find('*') != std::string::npos || name_pat.find('?') != std::string::npos || name_pat.find('[') != std::string::npos) {
|
||||||
|
for (auto &it : attributes) {
|
||||||
|
if (!fnmatch(name_pat.c_str(), it.first.c_str(), FNM_NOESCAPE) && (!use_value_pat || match_attr_val(it.second, value_pat)))
|
||||||
|
return true;
|
||||||
|
if (it.first.size() > 0 && it.first[0] == '\\' && !fnmatch(name_pat.c_str(), it.first.substr(1).c_str(), FNM_NOESCAPE) && (!use_value_pat || match_attr_val(it.second, value_pat)))
|
||||||
|
return true;
|
||||||
|
}
|
||||||
|
} else {
|
||||||
|
if (name_pat.size() > 0 && (name_pat[0] == '\\' || name_pat[0] == '$') && attributes.count(name_pat) && (!use_value_pat || match_attr_val(attributes.at(name_pat), value_pat)))
|
||||||
|
return true;
|
||||||
|
if (attributes.count("\\" + name_pat) && (!use_value_pat || match_attr_val(attributes.at("\\" + name_pat), value_pat)))
|
||||||
|
return true;
|
||||||
|
}
|
||||||
|
return false;
|
||||||
|
}
|
||||||
|
|
||||||
static void select_op_neg(RTLIL::Design *design, RTLIL::Selection &lhs)
|
static void select_op_neg(RTLIL::Design *design, RTLIL::Selection &lhs)
|
||||||
{
|
{
|
||||||
if (lhs.full_selection) {
|
if (lhs.full_selection) {
|
||||||
|
@ -316,6 +341,28 @@ static void select_stmt(RTLIL::Design *design, std::string arg)
|
||||||
for (auto &it : mod->processes)
|
for (auto &it : mod->processes)
|
||||||
if (match_ids(it.first, arg_memb.substr(2)))
|
if (match_ids(it.first, arg_memb.substr(2)))
|
||||||
sel.selected_members[mod->name].insert(it.first);
|
sel.selected_members[mod->name].insert(it.first);
|
||||||
|
} else
|
||||||
|
if (arg_memb.substr(0, 2) == "a:") {
|
||||||
|
bool use_value_pat = false;
|
||||||
|
std::string name_pat = arg_memb.substr(2);
|
||||||
|
std::string value_pat;
|
||||||
|
if (name_pat.find('=') != std::string::npos) {
|
||||||
|
value_pat = name_pat.substr(name_pat.find('=')+1);
|
||||||
|
name_pat = name_pat.substr(0, name_pat.find('='));
|
||||||
|
use_value_pat = true;
|
||||||
|
}
|
||||||
|
for (auto &it : mod->wires)
|
||||||
|
if (match_attr(it.second->attributes, name_pat, value_pat, use_value_pat))
|
||||||
|
sel.selected_members[mod->name].insert(it.first);
|
||||||
|
for (auto &it : mod->memories)
|
||||||
|
if (match_attr(it.second->attributes, name_pat, value_pat, use_value_pat))
|
||||||
|
sel.selected_members[mod->name].insert(it.first);
|
||||||
|
for (auto &it : mod->cells)
|
||||||
|
if (match_attr(it.second->attributes, name_pat, value_pat, use_value_pat))
|
||||||
|
sel.selected_members[mod->name].insert(it.first);
|
||||||
|
for (auto &it : mod->processes)
|
||||||
|
if (match_attr(it.second->attributes, name_pat, value_pat, use_value_pat))
|
||||||
|
sel.selected_members[mod->name].insert(it.first);
|
||||||
} else {
|
} else {
|
||||||
if (arg_memb.substr(0, 2) == "n:")
|
if (arg_memb.substr(0, 2) == "n:")
|
||||||
arg_memb = arg_memb.substr(2);
|
arg_memb = arg_memb.substr(2);
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue