mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-06 03:10:26 +00:00
Code Activity

Added spice backend

Browse source
This commit is contained in:
Clifford Wolf 2013-09-14 11:23:45 +02:00
parent 70476e2431
commit bbe5aa446b
6 changed files with 306 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

12
techlibs/cmos/counter.v Normal file
View file

@ -0,0 +1,12 @@
module counter (clk, rst, en, count);
input clk, rst, en;
output reg [3:0] count;
always @(posedge clk)
if (rst)
count <= 4'd0;
else if (en)
count <= count + 4'd1;
endmodule