mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 19:05:52 +00:00
Code Activity

Added spice backend

Browse source
This commit is contained in:
Clifford Wolf 2013-09-14 11:23:45 +02:00
parent 70476e2431
commit bbe5aa446b
6 changed files with 306 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

23
techlibs/cmos/cmos_cells.v Normal file
View file

@ -0,0 +1,23 @@
module NOT(A, Y);
input A;
output Y = ~A;
endmodule
module NAND(A, B, Y);
input A, B;
output Y = ~(A & B);
endmodule
module NOR(A, B, Y);
input A, B;
output Y = ~(A | B);
endmodule
module DFF(C, D, Q);
input C, D;
output reg Q;
always @(posedge C)
Q <= D;
endmodule