mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-25 11:26:22 +00:00
Code Activity

opt_merge_inc: re add initvals deletion

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-03-11 12:35:16 +01:00
parent 07628a4042
commit bb2d6f0e2a
1 changed files with 7 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

7
passes/opt/opt_merge_inc.cc
View file

@ -439,7 +439,14 @@ struct OptMergeIncWorker
for (auto &[port, sig] : cell->connections()) { for (auto &[port, sig] : cell->connections()) {
if (cell->output(port)) { if (cell->output(port)) {
// TODO why was this removed before?
RTLIL::SigSpec other_sig = other_cell->getPort(port);
Const init = initvals(other_sig);
initvals.remove_init(sig);
initvals.remove_init(other_sig);
module->connect(sig, other_cell->getPort(port)); module->connect(sig, other_cell->getPort(port));
assign_map.add(sig, other_sig);
initvals.set_init(other_sig, init);
} }
} }