mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-23 06:13:41 +00:00
Code Activity

Revert SCC

Browse source
This commit is contained in:
Akash Levy 2024-07-30 23:08:06 -07:00
parent c0af4604bc
commit bafce0ddee
1 changed files with 4 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/cmds/scc.cc
View file

@ -89,7 +89,7 @@ struct SccWorker
RTLIL::Cell *c = cellStack.back(); RTLIL::Cell *c = cellStack.back();
cellStack.pop_back(); cellStack.pop_back();
cellsOnStack.erase(c); cellsOnStack.erase(c);
log("%s %s %s %s -> ", RTLIL::id2cstr(c->name), RTLIL::id2cstr(c->type), RTLIL::id2cstr(module->name), RTLIL::id2cstr(c->get_src_attribute())); log(" %s", RTLIL::id2cstr(c->name));
cell2scc[c] = sccList.size(); cell2scc[c] = sccList.size();
scc.insert(c); scc.insert(c);
} }
@ -203,7 +203,7 @@ struct SccWorker
if (!nofeedbackMode && cellToNextCell[cell].count(cell)) { if (!nofeedbackMode && cellToNextCell[cell].count(cell)) {
log("Found an SCC:"); log("Found an SCC:");
pool<RTLIL::Cell*> scc; pool<RTLIL::Cell*> scc;
log("%s %s %s %s -> ", RTLIL::id2cstr(cell->name), RTLIL::id2cstr(cell->type), RTLIL::id2cstr(module->name), RTLIL::id2cstr(cell->get_src_attribute())); log(" %s", RTLIL::id2cstr(cell->name));
cell2scc[cell] = sccList.size(); cell2scc[cell] = sccList.size();
scc.insert(cell); scc.insert(cell);
sccList.push_back(scc); sccList.push_back(scc);