mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-22 20:32:07 +00:00
Code Activity

Correcting plurals

Browse source
This commit is contained in:
Krystine Sherwin 2023-12-05 11:22:00 +13:00
parent a8b2525b08
commit bad8dba2cd
No known key found for this signature in database
4 changed files with 18 additions and 18 deletions
Download patch file Download diff file Expand all files Collapse all files

2
docs/source/yosys_internals/flow/index.rst
View file

@ -4,7 +4,7 @@ Internal flow
A (usually short) synthesis script controls Yosys.
This scripts contain three types of commands:
These scripts contain three types of commands:
- **Frontends**, that read input files (usually Verilog);
- **Passes**, that perform transformations on the design in memory;

6
docs/source/yosys_internals/techmap.rst
View file

@ -279,9 +279,9 @@ Notes on using techmap
~~~~~~~~~~~~~~~~~~~~~~
- Don't use positional cell parameters in map modules.
- You can use the ``$__``-prefix for internal cell types to avoid
collisions with the user-namespace. But always use two underscores or the
internal consistency checker will trigger on this cells.
- You can use the ``$__``-prefix for internal cell types to avoid collisions
with the user-namespace. But always use two underscores or the internal
consistency checker will trigger on these cells.
- Techmap has two major use cases:
- Creating good logic-level representation of arithmetic functions. This