mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-13 09:26:16 +00:00
Code Activity

Removed VOUT port of GP_BANDGAP

Browse source
This commit is contained in:
Andrew Zonenberg 2016-07-11 22:45:42 -07:00
parent 8619d33114
commit baae472b83
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/greenpak4/cells_sim.v
View file

@ -36,7 +36,7 @@ module GP_ACMP(input wire PWREN, input wire VIN, input wire VREF, output reg OUT
endmodule endmodule
module GP_BANDGAP(output reg OK, output reg VOUT); module GP_BANDGAP(output reg OK);
parameter AUTO_PWRDN = 1; parameter AUTO_PWRDN = 1;
parameter CHOPPER_EN = 1; parameter CHOPPER_EN = 1;
parameter OUT_DELAY = 100; parameter OUT_DELAY = 100;