mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-05 00:20:52 +00:00
Code Activity

Use ripple as default final adder, gate fma.

Browse source
This commit is contained in:
nella 2026-06-03 15:13:20 +02:00
parent 8a79cafc18
commit ba7173a469
4 changed files with 29 additions and 31 deletions
Download patch file Download diff file Expand all files Collapse all files

6
tests/arith_tree/arith_tree_defaults.ys
View file

@ -52,9 +52,9 @@ proc
equiv_opt arith_tree
design -load postopt
select -assert-count 2 t:$fa
select -assert-none t:$add
select -assert-min 1 t:$_AND_
select -assert-min 1 t:$_XOR_
select -assert-count 1 t:$add
select -assert-min 0 t:$_AND_
select -assert-min 0 t:$_XOR_
design -reset
read_verilog <<EOT

6
tests/arith_tree/arith_tree_fma.ys
View file

@ -12,10 +12,10 @@ alumacc
opt
equiv_opt arith_tree
design -load postopt
select -assert-count 0 t:$macc t:$macc_v2 %u
select -assert-count 1 t:$macc t:$macc_v2 %u
select -assert-count 0 t:$mul
select -assert-count 1 t:$add
select -assert-min 1 t:$fa
select -assert-count 0 t:$add
select -assert-min 0 t:$fa
design -reset
read_verilog <<EOT

4
tests/arith_tree/arith_tree_signed_fma.ys
View file

@ -32,9 +32,9 @@ alumacc
opt
equiv_opt arith_tree
design -load postopt
select -assert-count 0 t:$macc t:$macc_v2 %u
select -assert-count 1 t:$macc t:$macc_v2 %u
select -assert-count 0 t:$mul
select -assert-min 1 t:$fa
select -assert-min 0 t:$fa
design -reset
read_verilog <<EOT