mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-25 11:26:22 +00:00
Code Activity

Update CI scripts for CMake

Browse source
This commit is contained in:
Miodrag Milanovic 2026-05-22 12:31:30 +02:00
parent cad5353a2a
commit ba6083da16
30 changed files with 315 additions and 327 deletions
Download patch file Download diff file Expand all files Collapse all files

4
frontends/verific/verific.cc
View file

@ -1885,9 +1885,8 @@ void VerificImporter::import_netlist(RTLIL::Design *design, Netlist *nl, std::ma
pool<Instance*> sva_assumes;
pool<Instance*> sva_covers;
pool<Instance*> sva_triggers;
#endif
pool<RTLIL::Cell*> past_ffs;
#endif
FOREACH_INSTANCE_OF_NETLIST(nl, mi, inst)
{
@ -2849,6 +2848,7 @@ std::set<std::string> import_tops(const char* work, std::map<std::string,Netlist
{
std::set<std::string> top_mod_names;
Array *netlists = nullptr;
(void)top;
#ifdef VERIFIC_VHDL_SUPPORT
VhdlLibrary *vhdl_lib = vhdl_file::GetLibrary(work, 1);