mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-28 03:15:50 +00:00
Code Activity

Added addBufGate module method

Browse source
This commit is contained in:
Clifford Wolf 2016-02-02 11:26:07 +01:00
parent d6592d5b99
commit ba407da187
3 changed files with 8 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

5
frontends/verific/verific.cc
View file

@ -186,6 +186,11 @@ static bool import_netlist_instance_gates(RTLIL::Module *module, std::map<Net*,
return true;
}
if (inst->Type() == PRIM_BUF) {
module->addBufGate(RTLIL::escape_id(inst->Name()), net_map.at(inst->GetInput()), net_map.at(inst->GetOutput()));
return true;
}
if (inst->Type() == PRIM_INV) {
module->addNotGate(RTLIL::escape_id(inst->Name()), net_map.at(inst->GetInput()), net_map.at(inst->GetOutput()));
return true;