3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-25 03:16:22 +00:00

rtlil: publish signorm fanout

This commit is contained in:
Emil J. Tywoniak 2026-05-22 13:04:12 +02:00
parent 8f62d5c657
commit b9eae3f64b
2 changed files with 6 additions and 0 deletions

View file

@ -2138,6 +2138,7 @@ public:
int next_timestamp();
std::vector<Cell *> dirty_cells(int starting_from);
const pool<PortBit> &fanout(SigBit bit);
const dict<SigBit, pool<PortBit>> &signorm_fanout() const;
template<typename T> void rewrite_sigspecs(T &functor);
template<typename T> void rewrite_sigspecs2(T &functor);

View file

@ -498,6 +498,11 @@ const pool<RTLIL::PortBit> &RTLIL::Module::fanout(SigBit bit) {
return found->second;
}
const dict<RTLIL::SigBit, pool<RTLIL::PortBit>> &RTLIL::Module::signorm_fanout() const {
log_assert(sig_norm_index != nullptr);
return sig_norm_index->fanout;
}
void RTLIL::Module::remove(RTLIL::Cell *cell)
{
while (!cell->connections_.empty())