mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-03 09:50:24 +00:00
Code Activity

Add nonexcl case test, comment out two others

Browse source
This commit is contained in:
Eddie Hung 2019-06-07 15:35:15 -07:00
parent ba52d9b471
commit b959bf79c0
2 changed files with 57 additions and 22 deletions
Download patch file Download diff file Expand all files Collapse all files

18
tests/various/muxpack.v
View file

@ -179,3 +179,21 @@ module cliffordwolf_freduce (
if (s == 2) o = d;
end
endmodule
module case_nonexclusive_select (
input wire [1:0] x, y,
input wire a, b, c, d, e,
output reg o
);
always @* begin
case (x)
0, 2: o = b;
1: o = c;
default: begin
o = a;
if (y == 0) o = d;
if (y == 1) o = e;
end
endcase
end
endmodule