mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-03 21:09:12 +00:00
Code Activity

Revert to stringf() rather than stringstreams.

Browse source
This commit is contained in:
Alberto Gonzalez 2020-04-09 19:31:12 +00:00
parent 6081c1bbd3
commit b94f38295a
No known key found for this signature in database
GPG key ID: 8395A8BA109708B2
1 changed files with 8 additions and 12 deletions
Download patch file Download diff file Expand all files Collapse all files

20
passes/cmds/rename.cc
View file

@ -258,22 +258,18 @@ struct RenamePass : public Pass {
for (auto wire : module->selected_wires())
if (wire->name[0] == '$') {
std::ostringstream buf;
do {
buf.str("");
buf << "\\" << pattern_prefix << counter++ << pattern_suffix;
} while (module->count_id(buf.str()) > 0);
new_wire_names[wire] = buf.str();
RTLIL::IdString buf;
do buf = stringf("\\%s%d%s", pattern_prefix.c_str(), counter++, pattern_suffix.c_str());
while (module->wire(buf) != nullptr);
new_wire_names[wire] = buf;
}
for (auto cell : module->selected_cells())
if (cell->name[0] == '$') {
std::ostringstream buf;
do {
buf.str("");
buf << "\\" << pattern_prefix << counter++ << pattern_suffix;
} while (module->count_id(buf.str()) > 0);
new_cell_names[cell] = buf.str();
RTLIL::IdString buf;
do buf = stringf("\\%s%d%s", pattern_prefix.c_str(), counter++, pattern_suffix.c_str());
while (module->cell(buf) != nullptr);
new_cell_names[cell] = buf;
}
for (auto &it : new_wire_names)