mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-30 21:19:30 +00:00
Code Activity

Special DP16KD model is required

Browse source
This commit is contained in:
Miodrag Milanovic 2023-08-28 16:47:59 +02:00 • committed by Lofty
parent cb9d0b6ff9
commit b94b39cd40
3 changed files with 218 additions and 204 deletions
Download patch file Download diff file Expand all files Collapse all files

7
techlibs/lattice/cells_xtra.py
View file

@ -121,12 +121,7 @@ devices = [
#Cell("XOR3"),
#Cell("XOR4"),
#Cell("XOR5"),
Cell("DP16KD", extra_params={
# Optional clock inverters, present in prjtrellis data but
# not in Diamond bb models.
"CLKAMUX": "CLKA",
"CLKBMUX": "CLKB",
}),
#Cell("DP16KD"),
Cell("PDPW16KD", extra_params={
# Optional clock inverters, present in prjtrellis data but
# not in Diamond bb models.