mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Remove unused and_cell

Browse source
This commit is contained in:
Akash Levy 2024-11-20 20:36:39 -08:00
parent 6a7e2d2572
commit b9456acdd1
1 changed files with 0 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

1
passes/techmap/breaksop.cc
View file

@ -61,7 +61,6 @@ struct BreakSopPass : public Pass {
// Construct $reduce_and cells
pool<SigBit> intermed_wires;
Cell *and_cell;
for (int i = 0; i < sop_depth; i++) {
// Wire for the output
auto and_out = module->addWire(NEW_ID2_SUFFIX("andterm_out"));