mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-28 03:15:50 +00:00
Code Activity

Added another xilinx example (not funcional yet)

Browse source
This commit is contained in:
Clifford Wolf 2013-10-26 17:22:29 +02:00
parent dd56004fc0
commit b934a2d209
4 changed files with 101 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

14
techlibs/xilinx7/example_mojo_counter/example.v Normal file
View file

@ -0,0 +1,14 @@
module top(clk, led_7, led_6, led_5, led_4, led_3, led_2, led_1, led_0);
input clk;
output led_7, led_6, led_5, led_4;
output led_3, led_2, led_1, led_0;
reg [31:0] counter;
always @(posedge clk)
counter <= counter + 1;
assign {led_7, led_6, led_5, led_4, led_3, led_2, led_1, led_0} = counter >> 24;
endmodule