3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 17:15:33 +00:00
This commit is contained in:
Karol Gugala 2025-04-15 15:42:47 +01:00 committed by GitHub
commit b92afdd58d
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
2 changed files with 156 additions and 0 deletions

View file

@ -0,0 +1,40 @@
// test multirange array assignement (copy)
module top;
logic a [1:0][1:0];
logic b [1:0][1:0];
assign a[0][0] = 1'b0;
assign a[0][1] = 1'b1;
assign a[1][0] = 1'b1;
assign a[1][1] = 1'b1;
assign b = a;
always_comb begin
assert(b[0][0] == 1'b0);
assert(b[0][1] == 1'b1);
assert(b[1][0] == 1'b1);
assert(b[1][1] == 1'b1);
end
// reversed indicies
logic r_a [1:0][1:0];
logic r_b [1:0][0:1];
assign r_a[0][0] = 1'b0;
assign r_a[0][1] = 1'b1;
assign r_a[1][0] = 1'b1;
assign r_a[1][1] = 1'b1;
assign r_b = r_a;
always_comb begin
assert(r_b[0][1] == 1'b0);
assert(r_b[0][0] == 1'b1);
assert(r_b[1][1] == 1'b1);
assert(r_b[1][0] == 1'b1);
end
endmodule