mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-15 07:15:28 +00:00
Changed users of cell->connections_ to the new API (sed command)
git grep -l 'connections_' | xargs sed -i -r -e ' s/(->|\.)connections_\["([^"]*)"\] = (.*);/\1set("\2", \3);/g; s/(->|\.)connections_\["([^"]*)"\]/\1get("\2")/g; s/(->|\.)connections_.at\("([^"]*)"\)/\1get("\2")/g; s/(->|\.)connections_.push_back/\1connect/g; s/(->|\.)connections_/\1connections()/g;'
This commit is contained in:
parent
cd6574ecf6
commit
b7dda72302
61 changed files with 1201 additions and 1201 deletions
|
@ -135,7 +135,7 @@ struct SetundefPass : public Pass {
|
|||
|
||||
CellTypes ct(design);
|
||||
for (auto &it : module->cells)
|
||||
for (auto &conn : it.second->connections_)
|
||||
for (auto &conn : it.second->connections())
|
||||
if (!ct.cell_known(it.second->type) || ct.cell_output(it.second->type, conn.first))
|
||||
undriven_signals.del(sigmap(conn.second));
|
||||
|
||||
|
@ -144,7 +144,7 @@ struct SetundefPass : public Pass {
|
|||
RTLIL::SigSpec bits;
|
||||
for (int i = 0; i < c.width; i++)
|
||||
bits.append(worker.next_bit());
|
||||
module->connections_.push_back(RTLIL::SigSig(c, bits));
|
||||
module->connect(RTLIL::SigSig(c, bits));
|
||||
}
|
||||
}
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue