mirror of
https://github.com/YosysHQ/yosys
synced 2026-04-15 08:44:11 +00:00
tests: adjust to input_port and init behavior (sketchy)
This commit is contained in:
parent
7c5128a08a
commit
b7c97ba743
2 changed files with 3 additions and 4 deletions
|
|
@ -8,12 +8,11 @@ copy gold fine
|
|||
|
||||
cd coarse
|
||||
opt_expr
|
||||
select -assert-none c:*
|
||||
select -assert-none c:* t:$input_port %d
|
||||
|
||||
cd fine
|
||||
opt_expr
|
||||
select -assert-none c:*
|
||||
|
||||
select -assert-none c:* t:$input_port %d
|
||||
cd
|
||||
miter -equiv -flatten -make_assert -make_outputs coarse fine miter
|
||||
sat -verify -prove-asserts -show-ports miter
|
||||
|
|
|
|||
|
|
@ -19,4 +19,4 @@ EOT
|
|||
synth
|
||||
check -assert -initdrv
|
||||
|
||||
select -assert-count 1 a:init=2'b0x
|
||||
select -assert-count 1 a:init=1'b0
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue