mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 05:19:11 +00:00
Code Activity

Moved tests that fail with Icarus Verilog to /tests/various. Those tests are just for parsing Verilog.

Browse source 
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
This commit is contained in:
Maciej Kurc 2019-06-04 10:42:42 +02:00
parent 5739cf5265
commit b79bd5b3ca
4 changed files with 46 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

21
tests/various/attrib05_port_conn.v Normal file
View file

@ -0,0 +1,21 @@
module bar(clk, rst, inp, out);
input wire clk;
input wire rst;
input wire inp;
output reg out;
always @(posedge clk)
if (rst) out <= 1'd0;
else out <= ~inp;
endmodule
module foo(clk, rst, inp, out);
input wire clk;
input wire rst;
input wire inp;
output wire out;
bar bar_instance ( (* clock_connected *) clk, rst, (* this_is_the_input *) inp, out);
endmodule

2
tests/various/attrib05_port_conn.ys Normal file
View file

@ -0,0 +1,2 @@
# Read and parse Verilog file
read_verilog attrib05_port_conn.v

21
tests/various/attrib07_func_call.v Normal file
View file

@ -0,0 +1,21 @@
function [7:0] do_add;
input [7:0] inp_a;
input [7:0] inp_b;
do_add = inp_a + inp_b;
endfunction
module foo(clk, rst, inp_a, inp_b, out);
input wire clk;
input wire rst;
input wire [7:0] inp_a;
input wire [7:0] inp_b;
output wire [7:0] out;
always @(posedge clk)
if (rst) out <= 0;
else out <= do_add (* combinational_adder *) (inp_a, inp_b);
endmodule

2
tests/various/attrib07_func_call.ys Normal file
View file

@ -0,0 +1,2 @@
# Read and parse Verilog file
read_verilog attrib07_func_call.v