mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 03:32:29 +00:00
Code Activity

set default_nettype to wire for resetall

Browse source
This commit is contained in:
Miodrag Milanovic 2022-08-10 13:28:19 +02:00
parent 545a3417c8
commit b76c72056b
1 changed files with 1 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
frontends/verilog/preproc.cc
View file

@ -961,6 +961,7 @@ frontend_verilog_preproc(std::istream &f,
}
if (tok == "`resetall") {
default_nettype_wire = true;
continue;
}