mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-06 14:13:23 +00:00
verilog: fix $past's signedness
This commit is contained in:
parent
63c9c9be5c
commit
b75fa62e9b
4 changed files with 40 additions and 1 deletions
|
@ -3230,6 +3230,7 @@ skip_dynamic_range_lvalue_expansion:;
|
|||
|
||||
reg->str = stringf("$past$%s:%d$%d$%d", filename.c_str(), location.first_line, myidx, i);
|
||||
reg->is_reg = true;
|
||||
reg->is_signed = sign_hint;
|
||||
|
||||
current_ast_mod->children.push_back(reg);
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue