mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-25 10:05:33 +00:00
Code Activity

verilog: fix $past's signedness

Browse source
This commit is contained in:
Jannis Harder 2022-05-24 17:18:53 +02:00 • committed by Zachary Snow
parent 63c9c9be5c
commit b75fa62e9b
4 changed files with 40 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
frontends/ast/genrtlil.cc
View file

@ -1084,7 +1084,7 @@ void AstNode::detectSignWidthWorker(int &width_hint, bool &sign_hint, bool *foun
sub_sign_hint = true;
children.at(0)->detectSignWidthWorker(sub_width_hint, sub_sign_hint);
width_hint = max(width_hint, sub_width_hint);
sign_hint = false;
sign_hint &= sub_sign_hint;
}
break;
}

1
frontends/ast/simplify.cc
View file

@ -3230,6 +3230,7 @@ skip_dynamic_range_lvalue_expansion:;
reg->str = stringf("$past$%s:%d$%d$%d", filename.c_str(), location.first_line, myidx, i);
reg->is_reg = true;
reg->is_signed = sign_hint;
current_ast_mod->children.push_back(reg);