mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-14 01:46:16 +00:00
scc to use design->selected_modules() which avoids black/white-boxes
This commit is contained in:
parent
4f13ab823f
commit
b70e87137d
1 changed files with 25 additions and 26 deletions
|
@ -301,10 +301,9 @@ struct SccPass : public Pass {
|
||||||
RTLIL::Selection newSelection(false);
|
RTLIL::Selection newSelection(false);
|
||||||
int scc_counter = 0;
|
int scc_counter = 0;
|
||||||
|
|
||||||
for (auto &mod_it : design->modules_)
|
for (auto mod : design->selected_modules())
|
||||||
if (design->selected(mod_it.second))
|
|
||||||
{
|
{
|
||||||
SccWorker worker(design, mod_it.second, nofeedbackMode, allCellTypes, maxDepth);
|
SccWorker worker(design, mod, nofeedbackMode, allCellTypes, maxDepth);
|
||||||
|
|
||||||
if (!setAttr.empty())
|
if (!setAttr.empty())
|
||||||
{
|
{
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue