mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 04:28:18 +00:00
Code Activity

splitnets: Slightly improve efficiency by avoiding some unnecessary lookups

Browse source
This commit is contained in:
Alberto Gonzalez 2020-06-13 05:26:30 +00:00
parent 2139a5c21a
commit b70de98bd1
No known key found for this signature in database
GPG key ID: 8395A8BA109708B2
1 changed files with 13 additions and 9 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

22
passes/cmds/splitnets.cc
View file

@ -61,20 +61,24 @@ struct SplitnetsWorker
new_wire->port_output = wire->port_output; new_wire->port_output = wire->port_output;
new_wire->start_offset = wire->start_offset + offset; new_wire->start_offset = wire->start_offset + offset;
if (wire->attributes.count(ID::src)) auto it = wire->attributes.find(ID::src);
new_wire->attributes[ID::src] = wire->attributes.at(ID::src); if (it != wire->attributes.end())
new_wire->attributes.emplace(ID::src, it->second);
if (wire->attributes.count(ID::hdlname)) it = wire->attributes.find(ID::hdlname);
new_wire->attributes[ID::hdlname] = wire->attributes.at(ID::hdlname); if (it != wire->attributes.end())
new_wire->attributes.emplace(ID::hdlname, it->second);
if (wire->attributes.count(ID::keep)) it = wire->attributes.find(ID::keep);
new_wire->attributes[ID::keep] = wire->attributes.at(ID::keep); if (it != wire->attributes.end())
new_wire->attributes.emplace(ID::keep, it->second);
if (wire->attributes.count(ID::init)) { it = wire->attributes.find(ID::init);
Const old_init = wire->attributes.at(ID::init), new_init; if (it != wire->attributes.end()) {
Const old_init = it->second, new_init;
for (int i = offset; i < offset+width; i++) for (int i = offset; i < offset+width; i++)
new_init.bits.push_back(i < GetSize(old_init) ? old_init.bits.at(i) : State::Sx); new_init.bits.push_back(i < GetSize(old_init) ? old_init.bits.at(i) : State::Sx);
new_wire->attributes[ID::init] = new_init; new_wire->attributes.emplace(ID::init, new_init);
} }
std::vector<RTLIL::SigBit> sigvec = RTLIL::SigSpec(new_wire).to_sigbit_vector(); std::vector<RTLIL::SigBit> sigvec = RTLIL::SigSpec(new_wire).to_sigbit_vector();