mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-04 08:07:58 +00:00
Code Activity

read_verilog: remove log I left behind by accident

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-01-13 18:47:23 +01:00
parent 8798b15fa0
commit b6ca1beabc
1 changed files with 0 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

1
frontends/verilog/verilog_frontend.cc
View file

@ -500,7 +500,6 @@ struct VerilogFrontend : public Frontend {
log("Parsing %s%s input from `%s' to AST representation.\n", log("Parsing %s%s input from `%s' to AST representation.\n",
parse_mode.formal ? "formal " : "", parse_mode.sv ? "SystemVerilog" : "Verilog", filename.c_str()); parse_mode.formal ? "formal " : "", parse_mode.sv ? "SystemVerilog" : "Verilog", filename.c_str());
log("verilog frontend filename %s\n", filename.c_str());
if (flag_relative_share) { if (flag_relative_share) {
auto share_path = proc_share_dirname(); auto share_path = proc_share_dirname();
if (filename.substr(0, share_path.length()) == share_path) if (filename.substr(0, share_path.length()) == share_path)