mirror of
https://github.com/YosysHQ/yosys
synced 2026-05-30 21:57:47 +00:00
verilog: fix sizing of constant args for tasks/functions
- Simplify synthetic localparams for normal calls to update their width
- This step was inadvertently removed alongside `added_mod_children`
- Support redeclaration of constant function arguments
- `eval_const_function` never correctly handled this, but the issue
was not exposed in the existing tests until the recent change to
always attempt constant function evaluation when all-const args
are used
- Check asserts in const_arg_loop and const_func tests
- Add coverage for width mismatch error cases
This commit is contained in:
parent
127484e675
commit
b6af90fe20
10 changed files with 124 additions and 47 deletions
|
|
@ -1 +1,6 @@
|
|||
read_verilog const_arg_loop.v
|
||||
read_verilog -sv const_arg_loop.sv
|
||||
hierarchy
|
||||
proc
|
||||
opt -full
|
||||
select -module top
|
||||
sat -verify -seq 1 -tempinduct -prove-asserts -show-all
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue