mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-07 06:33:24 +00:00
Code Activity

ql_dsp: Add -nocascade

Browse source
This commit is contained in:
Martin Povišer 2025-03-11 17:02:36 +01:00
parent 1e9e7ad6aa
commit b6a9d78507
1 changed files with 9 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

10
techlibs/quicklogic/ql_dsp.cc
View file

@ -86,6 +86,9 @@ struct QlDspPass : Pass {
log("This pass packs input and output path registers into QuickLogic DSP blocks,\n"); log("This pass packs input and output path registers into QuickLogic DSP blocks,\n");
log("additionally it supports Z path cascading and post-adder packing.\n"); log("additionally it supports Z path cascading and post-adder packing.\n");
log("\n"); log("\n");
log(" -nocascade\n");
log(" forbid cascading\n");
log("\n");
} }
@ -93,8 +96,13 @@ struct QlDspPass : Pass {
{ {
log_header(d, "Executing QL_DSP pass. (pack into QuickLogic DSPs)\n"); log_header(d, "Executing QL_DSP pass. (pack into QuickLogic DSPs)\n");
bool nocascade = false;
size_t argidx; size_t argidx;
for (argidx = 1; argidx < args.size(); argidx++) { for (argidx = 1; argidx < args.size(); argidx++) {
if (args[argidx] == "-nocascade") {
nocascade = true;
continue;
}
break; break;
} }
extra_args(args, argidx, d); extra_args(args, argidx, d);
@ -110,7 +118,7 @@ struct QlDspPass : Pass {
ql_dsp_pm pm(module, module->selected_cells()); ql_dsp_pm pm(module, module->selected_cells());
pm.run_ql_dsp_pack_regs(); pm.run_ql_dsp_pack_regs();
} }
{ if (!nocascade) {
ql_dsp_pm pm(module, module->selected_cells()); ql_dsp_pm pm(module, module->selected_cells());
pm.run_ql_dsp_cascade(); pm.run_ql_dsp_cascade();
} }