mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-04 05:19:11 +00:00 
			
		
		
		
	Do not detect fsm state registers with init attribute
This commit is contained in:
		
							parent
							
								
									11c27b5e69
								
							
						
					
					
						commit
						b66bf8bed1
					
				
					 1 changed files with 2 additions and 0 deletions
				
			
		| 
						 | 
					@ -110,6 +110,8 @@ static bool check_state_users(RTLIL::SigSpec sig)
 | 
				
			||||||
 | 
					
 | 
				
			||||||
static void detect_fsm(RTLIL::Wire *wire)
 | 
					static void detect_fsm(RTLIL::Wire *wire)
 | 
				
			||||||
{
 | 
					{
 | 
				
			||||||
 | 
						if (wire->attributes.count("\\init") > 0)
 | 
				
			||||||
 | 
							return;
 | 
				
			||||||
	if (wire->attributes.count("\\fsm_encoding") > 0 || wire->width <= 1)
 | 
						if (wire->attributes.count("\\fsm_encoding") > 0 || wire->width <= 1)
 | 
				
			||||||
		return;
 | 
							return;
 | 
				
			||||||
	if (sig_at_port.check_any(assign_map(RTLIL::SigSpec(wire))))
 | 
						if (sig_at_port.check_any(assign_map(RTLIL::SigSpec(wire))))
 | 
				
			||||||
| 
						 | 
					
 | 
				
			||||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue