mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 06:03:23 +00:00
Code Activity

Renamed $lut ports to follow A-Y naming scheme

Browse source
This commit is contained in:
Clifford Wolf 2014-08-15 14:18:40 +02:00
parent f092b50148
commit b64b38eea2
6 changed files with 38 additions and 39 deletions
Download patch file Download diff file Expand all files Collapse all files

8
kernel/rtlil.cc
View file

@ -615,8 +615,8 @@ namespace {
if (cell->type == "$lut") {
param("\\LUT");
port("\\I", param("\\WIDTH"));
port("\\O", 1);
port("\\A", param("\\WIDTH"));
port("\\Y", 1);
check_expected();
return;
}
@ -1388,8 +1388,8 @@ RTLIL::Cell* RTLIL::Module::addLut(RTLIL::IdString name, RTLIL::SigSpec sig_i, R
RTLIL::Cell *cell = addCell(name, "$lut");
cell->parameters["\\LUT"] = lut;
cell->parameters["\\WIDTH"] = sig_i.size();
cell->setPort("\\I", sig_i);
cell->setPort("\\O", sig_o);
cell->setPort("\\A", sig_i);
cell->setPort("\\Y", sig_o);
return cell;
}