mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-10 05:00:52 +00:00
Update CHANGELOG and README
Signed-off-by: David Shah <dave@ds0.me>
This commit is contained in:
parent
49b670ca38
commit
b60f32c6ec
2 changed files with 7 additions and 0 deletions
|
@ -51,6 +51,8 @@ Yosys 0.9 .. Yosys 0.9-dev
|
|||
- "synth_ice40 -dsp" to infer DSP blocks
|
||||
- Added latch support to synth_xilinx
|
||||
- Added "check -mapped"
|
||||
- Added checking of SystemVerilog always block types (always_comb,
|
||||
always_latch and always_ff)
|
||||
|
||||
Yosys 0.8 .. Yosys 0.9
|
||||
----------------------
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue