3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-09 23:53:26 +00:00

added while and repeat support to verilog parser

This commit is contained in:
Clifford Wolf 2014-06-06 17:40:04 +02:00
parent f9c1cd5edb
commit b5cd7a0179
4 changed files with 31 additions and 1 deletions

View file

@ -117,6 +117,7 @@ namespace AST
AST_DEFAULT,
AST_FOR,
AST_WHILE,
AST_REPEAT,
AST_GENVAR,
AST_GENFOR,